Renesas Adds Capacitive Touch to Ultra-Low-Power RA0 MCUs

发布时间:2025-09-18 16:11
作者:AMEYA360
来源:Renesas
阅读量:1378

  Renesas Electronics Corporation (TSE:6723), a premier supplier of advanced semiconductor solutions, today introduced the RA0L1 microcontroller (MCU) Group based on the Arm® Cortex®-M23 processor. The new devices offer extremely low power consumption and the industry’s best solution for quickly and economically implementing capacitive touch in battery-powered and other consumer electronics, appliances, white goods and industrial system controls.

Renesas Adds Capacitive Touch to Ultra-Low-Power RA0 MCUs

  Renesas introduced the RA0 MCU series in 2024 and it has quickly become very popular with a wide range of customers due to its affordability and low power consumption. With the addition of capacitive touch functionality, RA0L1 devices offer designers the ability to create responsive, attractive, low-power user interfaces at very low cost.

  RA0L1 MCUs deliver industry-leading power consumption of only 2.9mA current in active mode, and 0.92mA in sleep mode. In addition, an integrated High-speed On-Chip Oscillator (HOCO) enables the fastest wake-up time for this class of microcontroller. The fast wake-up enables the RA0L1 MCUs to stay in Software Standby mode more of the time, where power consumption drops to a minuscule 0.25 µA. With this feature, current consumption can be reduced by up to 90 percent compared with other solutions.

Renesas Adds Capacitive Touch to Ultra-Low-Power RA0 MCUs

  Feature Set Optimized for Low Cost

  The RA0L1 devices have a feature set optimized for cost-sensitive applications. They offer a wide operating voltage range of 1.6V to 5.5V so customers don’t need a level shifter/regulator in 5V systems. The RA0L1 MCUs also integrate multiple communications interfaces, analog functions, safety functions and security functionality to reduce customer BOM cost. A wide range of packaging options is also available, including a tiny 4mm x 4mm 24-pin QFN.

  In addition, the new MCU’s high-precision (±1.0%) HOCO improves baud rate accuracy and enables designers to forego a standalone oscillator. Unlike other HOCOs in the industry, it maintains this precision in environments from -40°C to 125°C. This wide temperature range enables customers to simplify thermal design by avoiding costly and time-consuming “trimming,” even after the reflow process.

  Renesas Capacitive Touch Leadership

  Renesas provides industry-leading capacitive touch technology, ensuring customers can quickly and cost-effectively implement high-quality touch interfaces in a variety of systems. Its self-capacitance method simplifies waterproof design, offering simpler design and reduced complexity compared to mutual capacitance solutions. Renesas’ multi-frequency measurement meets IEC61000 4-3 Level 4 standards, making it ideal for medical applications that demand robust protection from electromagnetic interference. Renesas also offers specialized development resources for capacitive touch, including the QE for Capacitive Touch that streamlines sensitivity adjustments for capacitive touch buttons, speeding up development.

  “The RA0L1 combines the industry-leading power consumption and cost-effectiveness of our RA0 Series MCUs with our unmatched capacitive touch technology and tools,” said Daryl Khoo, Vice President of the Embedded Processing Marketing Division at Renesas. “We look forward to the many innovative touch interface solutions that our customers will create using these devices.”

  Key Features of the RA0L1 Group MCUs

  Core: 32MHz Arm Cortex-M23

  Memory: Up to 64KB integrated Code Flash memory and 16KB SRAM

  Extended Temperature Range: Ta -40°C to 125°C

  Timers: Timer array unit (16b x 8 channels), 32-bit interval timer (8b x 4 channels), RTC

  Communications Peripherals: 3 UARTs, 2 Async UART, 6 Simplified SPIs, 2 I2C, 6 Simplified I2Cs

  Analog Peripherals: 12-bit ADC, temperature sensor, internal reference voltage

  HMI: Capacitive Touch (up to 24 channels), Controlled Current Drive Port (up to 8)

  Safety: SRAM parity check, invalid memory access detection, frequency detection, A/D test, output level detection, CRC calculator, register write protection

  Security: Unique ID, TRNG, Flash access window, Flash read protection

  Packages: 24-, 32- and 48-pin QFNs, 32-, 48-pin LQFP, 20-pin LSSOP

  The new RA0L1 Group MCUs are supported by Renesas’ Flexible Software Package (FSP). The FSP enables faster application development by providing all the infrastructure software needed, including multiple RTOS, BSP, peripheral drivers, middleware, connectivity, networking, and security stacks as well as reference software to build complex AI, motor control and cloud solutions. It allows customers to integrate their own legacy code and choice of RTOS with FSP, thus providing full flexibility in application development. Using the FSP will ease migration to and from other RA family devices.

  Winning Combinations

  Renesas has combined the new RA0L1 Group MCUs with numerous compatible devices from its portfolio to offer a wide array of Winning Combinations, including the Capacitive Touch Remote Controller. Winning Combinations are technically vetted system architectures from mutually compatible devices that work together seamlessly to bring an optimized, low-risk design for faster time to market. Renesas offers more than 400 Winning Combinations with a wide range of products from the Renesas portfolio to enable customers to speed up the design process and bring their products to market more quickly.

  Availability

  The RA0L1 Group MCUs are available now, along with the FSP software, the RA0L1 Fast Prototyping Board and the RA0L1 Renesas Solution Starter Kit for Cap Touch. Samples and kits can be ordered either on the Renesas website or through AMEYA360.


(备注:文章来源于网络,信息仅供参考,不代表本网站观点,如有侵权请联系删除!)

在线留言询价

相关阅读
Renesas Announces General Availability of Renesas 365
  Renesas Electronics Corporation (TSE: 6723), a premier supplier of advanced semiconductor solutions, today announced the general availability of Renesas 365, Powered by Altium, an intelligent, model-based platform that integrates device exploration, model-based system development and early concept validation on a single unified platform. Built on a cloud environment, Renesas 365 is an industry-first platform designed to bring silicon and systems together across an open ecosystem at scale.  In modern embedded design, engineers often struggle with disconnected workflows, manual component searches and limited system-level awareness. Renesas 365 directly addresses such challenges by connecting previously isolated tools such as embedded software files, datasheets and application notes into a streamlined, cloud-managed platform. With Renesas 365, engineering teams can collaboratively explore architectures, co-develop hardware and software and make system-level design decisions backed by real-time insights.  Following its concept introduction, Renesas is now launching the first phase of Renesas 365 by integrating over 550 variants of the RA family of microcontrollers (MCUs), an industry-leading Arm®-based MCU portfolio together with a full suite of development tools.  Using model-based evaluation and optimization technology, engineers can now rely on Renesas 365 as an intelligent design environment that actively assists with selecting the right MCU based on full system requirements. Rather than filtering datasheets in isolation, engineers receive guided recommendations informed by pin usage, peripherals, timing, power and how devices align with system building blocks. This means tasks that typically take an engineer an hour reviewing data sheets and tool requirements can now be accomplished in minutes, dramatically reducing evaluation time. This system-level intelligence accelerates design convergence, minimizes downstream rework and enables faster time to market while supporting more robust, efficient and cost-effective embedded designs.  “The general availability of Renesas 365 marks a pivotal milestone in realizing Renesas’ Digitalization Vision,” said Gaurang Shah, Vice President and General Manager of Embedded Processing at Renesas. “By delivering the first phase of an intelligent design environment that supports early-stage development, we are laying the groundwork for the next phase, where hardware and software subsystem elements will be maintained within Renesas 365. This helps our customers build, scale and sustain next-generation software-defined products faster and at lower cost.”  Together with the e²studio integrated development environment (IDE), Flexible Software Package (FSP) and smart documentation, engineers can leverage integrated design workflows specifically created for RA MCU devices, including sensing, power management and compiler support.  Key features of Renesas 365 include:  Model-based component and system exploration, discovery and selection  Digital continuity across systems, hardware and software workflows  AI-assisted guidance on design constraints, resource management, and error resolution  Over-the-air (OTA) device management for RA MCUs  Existing customers can link their current projects in e²studio with Renesas 365 and start using the platform immediately, while developers starting a new project are guided through system-level component and solution discovery to identify compatible devices and evaluate feasibility. This system-level context awareness significantly accelerates early-stage development and reduces iterations.  Digitally Connected Hardware and Software Configurations  As engineers make modifications to their system, the platform automatically records iterations and connects them with system-level design elements so teams can revisit any previous hardware and software configurations. With a context-aware smart system, Renesas 365 helps identify resource or design constraints, suggests resolutions and assists teams to make design decisions with fewer iterations and confidence. Moreover, Renesas 365 lets customers manage and update RA-based devices even after initial design through an integrated over-the-air (OTA) capability.  An Open Platform Built for Flexibility  Renesas 365 is an open, scalable platform that mirrors how electronic systems are developed in the real world. Developers have the option to incorporate third-party components, sensors and partner tools directly into their system designs. This open approach allows teams to evaluate tradeoffs and consider mixed vendor architectures to customize solutions with integrated system-level context.  Growing the Renesas 365 Ecosystem  Now under development, the next phase of Renesas 365 will pave the way for completed subsystem building blocks to be modeled as platform-maintained components. As part of this effort, more Renesas product families will be supported, and the component ecosystem will include more third-party devices. Subsystem components such as peripheral configuration, power management and software will be automatically defined, maintained and validated for compatibility. With these customizable building blocks, customers will accelerate time to market, reduce engineering effort, and gain access to cutting-edge technologies.  Renesas will showcase Renesas 365 at embedded world 2026 in Nuremberg in two separate locations.  Renesas 365 Booth (Hall 4, Stand 305/4-305): Dedicated to the Renesas 365 solution, Booth 4-305 will feature live demonstrations on integrated RA workflows, model-based system exploration and intelligent validation.  Renesas Booth (Hall 1, Stand 234/1-234): Showcasing products across Renesas’ comprehensive portfolio of leading-edge semiconductor solutions with presentations and demos.
2026-03-18 13:11 阅读量:227
Renesas Develops SoC Technologies for Automotive Multi-Domain ECUs Essential for the SDV Era
  Renesas Electronics Corporation (TSE:6723), a premier supplier of advanced semiconductor solutions, has developed three System-on-Chip (SoC) technologies for automotive multi-domain electronic control units (ECUs). They feature advanced AI processing capabilities and chiplet functions, serving as the core technology platform for next-generation automotive electrical/electronic (E/E) architectures. Renesas presented the results at the International Solid-State Circuits Conference 2026 (ISSCC 2026), held February 15–19 in San Francisco, USA.  In the age of software-defined vehicles (SDVs), automotive SoCs require advanced performance to run multiple applications simultaneously and must offer scalability through chiplets. They must also meet the functional safety requirements of automotive SoCs. As multi-domain SoCs powering central computing are growing larger and more complex, maintaining automotive-grade quality is becoming more difficult. With increased performance in advanced SoCs, power consumption also rises, making improvements in power efficiency and safety vital. To meet these needs, Renesas has developed the following new technologies.  1. Chiplet architecture that supports functional safety  To meet the functional safety requirements of automotive SoCs, Renesas has developed a new, proprietary architecture that supports ASIL D even in a chiplet configuration. By combining the standard die-to-die UCIe interface with a proprietary RegionID mechanism, the architecture prevents interference with hardware resources, even when numerous applications run simultaneously, thereby achieving Freedom from Interference (FFI).  Conventional UCIe interfaces lack functionality to transmit RegionIDs between dies. Renesas developed a method for mapping RegionIDs into physical address space, encoding them into the UCIe region, and transmitting them. This enables safe access control through the memory management unit (MMU) and real-time cores, and meets functional safety requirements across chiplets. Additionally, by maintaining bandwidth from processors to the memory bus, the UCIe interface was confirmed through testing to achieve a high transmission speed of 51.2 GB/s, approaching the upper limit of intra-SoC transfer speeds. This technology provides both scalability and safety for high-performance automotive SoCs.  2. Advanced AI processing capabilities and automotive-grade quality  Automotive-grade quality is vital for SDV systems. Renesas has created a 3 nm SoC design that improves the performance of neural processing units (NPUs) for AI processing, while maintaining automotive-grade quality. In recent years, NPUs have been growing larger, with their area expanding 1.5-fold compared to previous generations. This has led to increased clock latency between shared clock sources and individual circuits. To address this problem, Renesas has redesigned the clock architecture by splitting up clock pulse generators (CPGs), which in past designs were module-level units, and placing mini-CPGs (mCPGs) at the sub-module level. This greatly reduces clock latency and meets timing requirements.  However, multi-layer mCPGs complicate test clock synchronization, which is critical for achieving zero defects in automotive applications. Renesas has integrated test circuits into the hierarchical CPG architecture and unified the signal path for user clocks and test clocks. The new design also synchronizes upper- and lower-level mCPGs under a single clock source in test mode. This makes unified phase adjustment possible. As a result, Renesas has been able to achieve quality aligned with zero-defect expectations, even for large-scale SoCs, providing the high reliability required for next-generation SDV automotive SoCs.  3. Advanced power control and monitoring for improved power efficiency and safety  To achieve the high level of performance required for automotive SoCs with improved power efficiency and safety, Renesas has developed advanced power gating technology that uses over 90 power domains. It enables precise power control, from several milliwatts to several tens of watts, depending on operating conditions. Furthermore, Renesas has split power switches (PSWs) into ring PSWs and row PSWs to reduce IR drops (voltage drops) associated with increasing current density from smaller process geometries. When power is turned on, the ring PSW suppresses rush currents. Then the row PSW equalizes impedance within the domain. Together, these reduce IR drops by roughly 13% compared with conventional designs.  To meet ASIL D functional safety standards, the dual core lock step (DCLS) configuration controls the master and checker cores with independent power switches and controllers. With this design, even if one side fails, the failure can be detected through lockstep operation. Furthermore, loopback monitoring is performed for each PSW's gate signal, so OFF states are detected when a failure occurs. A digital voltage meter (DVMON), which is highly resistant to temperature drift, is used for voltage monitoring. This improves aging tolerance by 1.4 mV. These technologies enable high-performance automotive SoCs that offer both power efficiency and safety.  These new technologies are being used in Renesas' R-Car X5H SoC for automotive multi-domain ECUs. With R-Car X5H, users can accelerate the evolution of SDVs while ensuring safety and enabling autonomous driving, digital cockpit and more.  About Renesas Electronics Corporation  Renesas Electronics Corporation (TSE: 6723) empowers a safer, smarter and more sustainable future where technology helps make our lives easier. A leading global provider of microcontrollers, Renesas combines our expertise in embedded processing, analog, power and connectivity to deliver complete semiconductor solutions. These Winning Combinations accelerate time to market for automotive, industrial, infrastructure and IoT applications, enabling billions of connected, intelligent devices that enhance the way people work and live. Learn more at renesas.com. Follow us on LinkedIn, Facebook, X, YouTube, and Instagram.  (Remarks) All names of products or services mentioned in this press release are trademarks or registered trademarks of their respective owners.
2026-02-28 15:45 阅读量:400
Renesas丨Silicon to Software: RoX AI Studio Advances Software-Defined Vehicle Design
  Software-defined vehicles (SDV) are upending traditional automotive design. While vehicle development is still highly iterative, the industry is in the throes of a historic transformation where manufacturers are compressing once-sequential hardware-to-software design cycles into more efficient software-first design flows.  This so-called shift-left approach is exemplified by Renesas' adoption of digital tools and AI models as part of a broader digitalization and software strategy aimed at accelerating design and innovation, while simultaneously optimizing R&D efficiency. In the automotive sector, the evolution is driven by practical considerations given that a typical vehicle now embeds more than 100 million lines of code. Heavier software dependence requires continuous updating and deployment, multi-supplier integration, design validation at scale, and reflects an ecosystem where OEMs insource more software and chipmakers ship platforms, not parts. Renesas anticipated these changes with the scalable R-Car hardware and software development platform. R-Car supports the transition of E/E designs to more central processing architectures, including advanced driver assistance systems (ADAS) and autonomous vehicle design. Last year, we added R-Car Open Access (RoX), an extended platform for SDVs that provides a pre-integrated, out-of-the-box environment with hardware, operating systems, software stacks, and tools to accelerate next-generation vehicle development.  R-Car leverages a heterogeneous architecture that features Arm® CPUs with multiple hardware accelerators. RoX includes a common set of toolchains that allows software reuse across electronic control units (ECUs) for ADAS, in-vehicle information (IVI) systems, and centralized data gateways. By enabling cloud-native development and customized design simulation, the RoX platform expands SDV lifecycle support through continuous updates that align with a modern value chain where OEMs and service providers increasingly co-own software.  Introducing RoX AI Studio: Cloud-Native MLOps on R-Car  Many of our automotive customers have embraced R-Car and the Renesas RoX platform as a means to accelerate SDV development and manage the complexity of in-vehicle embedded processing systems. In doing so, we found a persistent "lab-to-road" gap between how designers employ AI training in the cloud and how they deploy new features in automotive SoCs.  RoX AI Studio, a new extension of the original RoX platform, closes that gap. The machine learning operations (MLOps) tool lets teams remotely evaluate AI models using a managed cloud control plane that connects engineers with hardware-in-the-loop (HIL) device farms so they can profile real-world performance without waiting for scarce lab boards. Continuous integration and deployment (CI/CD) keeps the full toolchain current, so improvements arrive automatically with no local installs required. The result is faster iteration, fewer surprises, and a direct line from model training to road-ready, HIL model validation.  What Is MLOps – and How Does RoX AI Studio Enable It for SDVs?  To define MLOps, it's important to understand what preceded it. MLOps builds on a concept called DevOps – short for development operations – in which tools and best practices are combined to shorten software design lifecycles. This is achieved by breaking down silos between development and IT operations teams to help them collaborate more effectively.  DevOps governs deterministic integrate/test/deploy processes for conventional software code and services. MLOps adds AI data and models, where development lifecycles are iterative, experiments branch, and choices must be tracked, compared, and promoted. By anchoring model validation on R-Car silicon, RoX AI Studio becomes the bridge between model-in-training and model-in-production, turning the art and science of AI model development into repeatable and scalable engineering operations with targeted KPIs.  RoX AI Studio operationalizes automotive MLOps for SDVs in several ways:  Model Intake and Registry: Renesas provides a curated model zoo that includes many popular AI models. Users can also use a bring your own model (BYOM) approach to ingest their own custom or proprietary models and receive a quick performance evaluation on R-Car silicon.  Automated Updates: Orchestration workflows in our MLOps tool simplify the user experience by abstracting model processing for silicon deployment, while CI/CD toolchains automate the release and deployment of the latest version of the AI toolchain for R-Car SoCs.  HIL Evaluation: MLOps in the cloud connects to a physical lab hosting an array of R-Car silicon devices that run inference experiments on demand. This allows remote validation of AI models without requiring physical co-location with the hardware.  Results and Artifacts: Collects metrics and logs from inference experiments and aggregates them as metric comparison tables and plots.  Scaled Experimentation: Runs multiple models/variants in parallel to compare accuracy vs. latency under real-world operating constraints.  Flexible Deployment: Will allow designers to begin on the Renesas cloud for speed and then mirror the same stack later in a private cloud when silicon is more widely available for individual projects.  RoX AI Studio Is Advancing Automotive's "Shift Left" Strategy  Automotive timelines are compressing. Manufacturers are moving from three to four-year platform development cycles to one to two-year cycles augmented by ongoing over-the-air (OTA) updates to provide on-road product feature enhancements. That means design teams adopting the shift-left philosophy need to test hardware and software earlier using target (remote or virtual) devices.  That's a challenge for OEMs, many of which have invested heavily in AI model training and are striving to continuously improve their networks by deploying feature updates to their vehicles in the field. At the same time, shorter development cycles mean they must test many device options simultaneously – at scale and across multiple vectors – without over-investing in the wrong development path.  When OEMs and Tier 1 suppliers use RoX AI Studio, they can quickly validate their devices by testing at scale and within the context of their specific MLOps network strategy. RoX AI Studio makes this practical by creating a simplified developer experience for managing cloud-to-lab infrastructure and automated workflows for pre-trained model deployment and evaluation on R-Car SoC targets. It runs experiments in parallel, as opposed to serially, and provides access to device farms that allow global teams to start development before boards arrive and continue at scale.  For automotive OEMs, this means earlier starts and fewer late surprises, reusable software investments that move from cloud to vehicle, and a clean path to private-cloud deployment and virtual platforms that yield better results and shorten time to market.  Platform Thinking for the Software-Defined Era  Car makers designing SDVs are committed to developing hardware and software in parallel, and the market is converging on cloud-native machine learning tools – but with no universal MLOps winner yet.  Renesas RoX AI Studio provides a standardized SDV design foundation and operationalizes AI development on that foundation by moving beyond DevOps to support a "one-stop studio" model. Together, the RoX platform and RoX AI Studio are enabling a shift-left culture change: validate earlier, iterate faster, deploy confidently.  Renesas RoX AI Studio is currently available to select customers with a broad introduction planned in 2026.
2025-12-31 17:27 阅读量:1165
Renesas Fast-Tracks SDV Innovation with R-Car Gen 5 SoC-Based End-to-End Multi-Domain Solution Platform
  Renesas Electronics Corporation (TSE:6723), a premier supplier of advanced semiconductor solutions, is expanding its software-defined vehicle (SDV) solution offerings centered around the fifth-generation (Gen 5) R-Car family. The latest device in the Gen 5 family, the R-Car X5H is the industry’s first multi-domain automotive system-on-chip (SoC) manufactured with advanced 3nm process technology. It is capable of simultaneously running vehicle functions across advanced driver assistance systems (ADAS), in-vehicle infotainment (IVI), and gateway systems.  Renesas has begun sampling Gen 5 silicon and now offers full evaluation boards and the R-Car Open Access (RoX) Whitebox Software Development Kit (SDK) as part of the next phase of development. Renesas is also driving deeper collaboration with customers and partners to accelerate adoption. At CES 2026, Renesas will showcase AI-powered multi-domain demonstrations of the R-Car X5H in action.  The R-Car X5H leverages one of the most advanced process nodes in the industry to offer the highest level of integration, performance and power efficiency, with up to 35 percent lower power consumption than previous 5nm solutions. As AI becomes integral to next-generation SDVs, the SoC delivers powerful central compute targeting multiple automotive domains, with the flexibility to scale AI performance using chiplet extensions. It delivers up to 400 TOPS of AI performance, with chiplets boosting acceleration by four times or more. It also features 4 TFLOPS equivalent* of GPU power for high-end graphics and over 1,000k DMIPS powered by 32 Arm® Cortex®-A720AE CPU cores and six Cortex-R52 lockstep cores with ASIL D support. Leveraging mixed criticality technology, the SoC executes advanced features in multiple domains without compromising safety.  As hardware and software become more tightly integrated early in development to support complex E/E architectures, Renesas is adding new capabilities to the RoX development platform. RoX dramatically simplifies development by combining all essential hardware, operating systems, software and tools required to rapidly develop next-generation vehicles with seamless software updates.  Accelerating Automotive Innovation with an Open, Scalable RoX Whitebox SDK  To accelerate time-to-market, Renesas now offers the RoX Whitebox Software Development Kit (SDK) for the R-Car X5H, an open platform built on Linux, Android, and XEN hypervisor. Additional support for partner OS and solutions is available, including AUTOSAR, EB corbos Linux, QNX, Red Hat and SafeRTOS. Developers can jumpstart development out of the box using the SDK to build ADAS, L3/L4 autonomy, intelligent cockpit, and gateway systems. An integrated stack of AI and ADAS software enables real-time perception and sensor fusion while generative AI and Large Language Models (LLMs) enable intelligent human-machine interaction for next-generation AI cockpits. The SDK integrates production-grade application software stacks from leading partners such as Candera, DSP Concepts, Nullmax, Smart Eye, STRADVISION and ThunderSoft, supporting end-to-end development of modern automotive software architectures and faster time to market.  “Since introducing our most advanced R-Car device last year, we have been steadfast in developing market-ready solutions, including delivering silicon samples to customers earlier this year,” Vivek Bhan, Senior Vice President and General Manager of High Performance Computing at Renesas. “In collaboration with OEMs, Tier-1s and partners, we are rapidly rolling out a complete development system that powers the next generation of software-defined vehicles. These intelligent compute platforms deliver a smarter, safer and more connected driving experience and are built to scale with future AI mobility demands.”  “Integrating Renesas’ R-Car X5 generation series into our high-performance compute portfolio is a natural next step that builds on our existing collaboration,” said Christian Koepp, Senior Vice President Compute Performance at Bosch’s Cross-Domain Computing Solutions Division. “At CES 2026, we look forward to showcasing this powerful solution with Renesas X5H SoC, demonstrating its fusion capabilities across multiple vehicle domains, including video perception for advanced driver assistance systems."  “Innovative system-on-chip technology, such as Renesas’ R-Car X5H, is paving the way for ZF’s software-defined vehicle strategy,” said Dr. Christian Brenneke, Head of ZF’s Electronics & ADAS division. “Combining Renesas’ R-Car X5H with our ADAS software solutions enables us to offer full-stack ADAS capabilities with high computing power and scalability. The joint platform combines radar localization and HD mapping to provide accurate perception and positioning for reliable ADAS performance. At CES 2026, we’ll showcase our joint ADAS solution.”  First Fusion Demo on R-Car X5H with Partner Solutions at CES 2026  Renesas will showcase the capabilities of the R-Car X5H for the first time through a series of invitation-only demos at CES 2026. For more information about how to attend this event, contact sales at: CES26_Info@lm.renesas.com.  The new multi-domain demo upscales from R-Car Gen 4 to the next-generation R-Car X5H on the RoX platform, integrating ADAS and IVI stacks, RTOS, and edge AI functionality on Linux and Android with XEN hypervisor virtualization. Supporting input from eight high-resolution cameras and up to eight displays with resolutions reaching 8K2K, the platform delivers immersive visualization and robust sensor integration for next-generation SDVs. Combined with the RoX Whitebox SDK and production-grade partner software stacks, the platform is engineered for real-world deployment covering multiple automotive domains.  Availability  Renesas is shipping R-Car X5H silicon samples and evaluation boards, along with the RoX Whitebox SDK, to select customers and partners.
2025-12-24 16:06 阅读量:1394
  • 一周热料
  • 紧缺物料秒杀
型号 品牌 询价
RB751G-40T2R ROHM Semiconductor
BD71847AMWV-E2 ROHM Semiconductor
MC33074DR2G onsemi
CDZVT2R20B ROHM Semiconductor
TL431ACLPR Texas Instruments
型号 品牌 抢购
ESR03EZPJ151 ROHM Semiconductor
BU33JA2MNVX-CTL ROHM Semiconductor
TPS63050YFFR Texas Instruments
IPZ40N04S5L4R8ATMA1 Infineon Technologies
STM32F429IGT6 STMicroelectronics
BP3621 ROHM Semiconductor
热门标签
ROHM
Aavid
Averlogic
开发板
SUSUMU
NXP
PCB
传感器
半导体
相关百科
关于我们
AMEYA360微信服务号 AMEYA360微信服务号
AMEYA360商城(www.ameya360.com)上线于2011年,现 有超过3500家优质供应商,收录600万种产品型号数据,100 多万种元器件库存可供选购,产品覆盖MCU+存储器+电源芯 片+IGBT+MOS管+运放+射频蓝牙+传感器+电阻电容电感+ 连接器等多个领域,平台主营业务涵盖电子元器件现货销售、 BOM配单及提供产品配套资料等,为广大客户提供一站式购 销服务。

请输入下方图片中的验证码:

验证码