RISC-V Summit 2022: All Your CPUs Belong to Us

发布时间:2023-01-04 13:06
作者:Ameya360
来源:网络
阅读量:1860

  In a recent guest editorial here on EE Times, legendary professor David Patterson wrote about busting the five myths around the RISC-V instruction set architecture (ISA). At the recent RISC-V Summit organized by RISC-V International, the consortium that manages and promotes the RISC-V Instruction Set Architecture (ISA), its president, Calista Redmond, had a far more blunt message: RISC-V is inevitable.

RISC-V Summit 2022: All Your CPUs Belong to Us

  In fact, she said, RISC-V will eventually have the best CPUs, the best software running on them and the best ecosystem of any microprocessor core family. These are mighty strong words for a nascent ISA that is only about 10 years old and that competes with the far more established Arm and x86 ISAs. It almost sounded like the Borg from Star Trek when they say, “Resistance is futile.”

  RISC-V International CEO Calista Redmond (Source: RISC-V International)

  Redmond’s reason for saying that RISC-V is inevitable is that its growth and success are built upon shared investments of many companies, universities and contributors. RISC-V International has more than 3180 members. Billions of dollars have been invested in the architecture, including national programs from countries and regions such as India and the E.U. This enables the development of the “best” processor in multiple price and performance categories with the contributions of so many ideas and collective knowledge. Because RISC-V is scalable, customizable and modular, it can easily be optimized for different workloads and applications.

  The software ecosystem is growing, and efforts are underway to make software development more efficient with profiles and standards like a single hypervisor standard.

  RISC-V origins

  RISC-V is an open specification like Ethernet. It was developed at University of California, Berkeley (UC Berkeley) with a clean-slate approach to RISC (reduced instruction set computer) designs. There had been many RISC ISAs in the past: 29K, Alpha, Arm, i960, MIPS, PowerPC and SPARC to name some. All those other RISC architectures have been tied to a corporate owner, and most have become outdated.

  The researchers at UC Berkley felt it was time for a clean slate with no corporate owners, initially for educational use, but they soon recognized it was useful for more than instructional purposes.

  With this approach, multiple companies can build CPUs using the open standard. This means that there are many different options to get RISC-V CPUs, and there are more every year. You can download the specifications and design your own CPU. You can download open-source versions of RISC-V CPUs. You can buy a CPU core from multiple IP vendors. You can get a customized CPU core from other vendors. You can buy chiplets with RISC-V cores. You can buy a chip with an RISC-V processor. Or you can buy a full AI chip running with RISC-V cores.


(备注:文章来源于网络,信息仅供参考,不代表本网站观点,如有侵权请联系删除!)

在线留言询价

相关阅读
RISC-V Spins into Drives, AI
  Storage giant Western Digital announced that it will standardize on RISC-V processors and has invested in Esperanto Technologies, a startup designing high-end SoCs and cores using the open-source instruction set architecture. The two moves suggest that RISC-V has emerged as a viable — but not yet mature — alternative to ARM and the x86.  Long-term, WD expects that it could ship as many as 2 billion RISC-V chips a year inside its hard-disk and solid-state drives. Privately, the company also revealed that it is working on machine-learning accelerators for inference, probably related to its unspecified investment in Esperanto.  For its part, the startup tipped plans for a family of 64-bit RISC-V chips that will include:An AI “supercomputer-on-a-chip” to be made in TSMC’s 7-nm process.A 16-core “ET-Maxion” targeting highest single-thread performanceA 4,096-core “ET-Minion” targeting performance-per-watt with a vector floating-point unit in each core.  “Having a major company like WD bet on the architecture is a huge boost for the RISC-V ecosystem, and having a startup try to take it to high-end products is a big deal because to date, RISC-V has been mainly in low-end microcontrollers for the IoT,” said Linley Gwennap, principal of market watcher The Linley Group.  Esperanto has kept a tight lid on its plans to date, although its chief executive, microprocessor veteran David Ditzel, has been a fixture at RISC-V events for some time. Ditzel designed server processors at the former Sun Microsystems and startup Transmeta before doing a relatively short stint at Intel.  “I wasn’t going to do something unless it could be bigger than Transmeta — its get big or go home,” said Ditzel in an interview.  He declined to describe details of his products, their architecture, or even the company’s funding. However, he did give a few examples of his team, which includes Tom Riodan, a former Intel and MIPS processor designer who sold his startup QED to PMC Sierra.  “He was going to start his own RISC-V company, but we got together instead,” said Ditzel.  In addition, the startup snagged “a chief architect of the Sony Playstation 3. He was about to start work on the PS5, and when he heard about what we are doing, he said he wanted to join.”  Advisors include Berkeley professor emeritus David Patterson, who helped launch RISC-V, and Alan Eustace, a veteran senior engineer at Google, HP, and Digital Equipment. Although Ditzel declined to give numbers, the startup has engineers in Silicon Valley and Europe, at least 27 of whom will attend this week’s RISC-V workshop.  Esperanto’s staff includes former Intel specialists in floating-point and out-of-order design as well as circuit designers and physical layout experts. A compiler team already wrote a shader compiler to run high-end graphics jobs on its chips.  At a RISC-V workshop here, Esperanto will demonstrate RTL, presumably running in an FPGA, handling neural-networking jobs such as image recognition. The company’s general-purpose processors haven’t taped out yet but will target a range of applications.  “Top of our apps list is training and inference; we can do pretty good at graphics for high-end VR/AR … [the architecture] works best for problems with lots of parallelism,” said Ditzel.  The chips will use 16-bit floating point for training but support lower bit widths and integer operations for neural nets, too. “We will have more performance and fewer watts than competitors and more scalable power — most other [training] chips are hot — we can do lower-power apps as well.”  Unlike training accelerators from rivals such as Nvidia, Intel, and startup Graphcore, “we’re not at a max reticle die size,” he said of the 7-nm chip.  One of the company’s early targets may be embedded processors for devices such as Amazon Echo or Google Home. Time-to volume was one lesson from his startup Transmeta, said Ditzel, leading to a strategy of “being able to start in broad consumer spaces rather than day-one in servers” where design cycles can span two years.  The startup’s main business will be selling SoCs; however, it also may sell systems using them. In addition, it is open to licensing its cores “to make RISC-V more widespread.”  The relative immaturity of RISC-V and software for it is a chief challenge today.  “The GCC compiler is pretty stable and Linux ports are being upstreamed, but LLVM still has ways to go,” said Ditzel. “By the time we are selling chips, there will be a lot more maturity. There hasn’t been much silicon until recently with the SiFive parts, but once that’s there, the software will come along.”  “We are in it for the long haul … this is about the next six years, not the next six months.”  Along the way, Esperanto expects to take a lead role in defining extensions to the RISC-V instruction set. The company employs the co-lead of the foundation’s working group on a vector architecture, and Ditzel led work on extensions to Sun’s Sparc CPU back in the day.  For its part, Western Digital plans to transition “future core, processor, and controller development” to RISC-V. It currently consumes more than a billion cores a year. It has been a member of the RISC-V Foundation from the outset but has said little about its plans previously.  “The open-source movement has demonstrated to the world that innovation is maximized with a large community working toward a common goal,” said Martin Fink, WD’s CTO in a press statement.  “For that reason, we are providing all of our RISC-V logic work to the community,” said Fink, who was slated to keynote the event this week. “We also encourage open collaboration among all industry participants, including our customers and partners, to help amplify and accelerate our efforts. Together, we can drive data-focused innovation and ensure that RISC-V becomes the next Linux success story.”  In an FAQ, the company said that it has no plans to make merchant semiconductors. It positioned the move as an extension of its storage business rather than a replacement of it.
2017-11-29 00:00 阅读量:1011
RISC-V Boots Linux at SiFive
  SiFive has taped out and started licensing its U54-MC Coreplex, its first RISC-V IP designed to run Linux. The design lags the performance of a comparable ARM Cortex-A53 but shows progress creating a commercial market for the open-source instruction set architecture.  A single 64-bit U54 core delivers 1.7 DMIPS/MHz or 2.75 CoreMark/MHz at 1.5 GHz. It measures 0.234 mm2 including its integrated 32+32KB L1 cache in a TSMC 28HPC process using a 12-track library.  A quad-core complex with a 2-MByte shared coherent L2 cache, Gbit Ethernet and DDR3/4 controllers and other peripherals measures ~30 mm2. SiFive will deliver a quad-core chip that includes an E51 management core that will ship in the first quarter on boards targeting software developers.  The single-issue, in-order U54 is expected to lag the performance of ARM’s dual-issue A53. By comparison, in late 2014 Freescale (now NXP) announced the QorIQ LS1043A, a midrange quad-core A53 running at 1.5 GHz delivering more than 16,000 CoreMarks at 6 W.  SiFive believes its part will be competitive in power and area efficiency. It also aims to innovate in its business model.  The startup will offer designers 100 prototype SoCs for $100,000 with no fees on third-party IP bundled with its cores until customers ship their chips. “Today, you pay all the IP costs upfront — we think that’s the wrong way,” said Jack Kang, vice president of business development for SiFive.  It’s still early days for RISC-V vendors and users.  Microsemi and Arduino are SiFive’s only announced customers. The startup claims that it already has multiple licensees of the U54, including military contractors and large semiconductor companies that serve markets including set-top boxes and data center accelerators.  Its existing 32- and 64-bit embedded cores have multiple licensees in areas including wearables and storage controllers. Several large chip makers are still evaluating RISC-V for potential use in multiple projects, said Kang.  For its part, Microsemi uses RISC-V as the PolarFire soft core in its FPGAs. The open source ISA offers lower cost and greater trust given its inspectable RTL, said Bruce Weyer, vice president of Microsemi’s programmable solutions group. He believes those advantages and others will help RISC-V proliferate, but it will take time.  “We’ve seen rapid adoption of RISC-V in MCUs but there’s a different maturity level in Linux,” Weyer said.  Processor IP vendors Andes and Cortus announced plans for RISC-V compliant cores earlier this year. The relatively small players are expected to eventually transition to the open-source architecture.  “It’s hard to put your finger on big market success for RISC-V yet because it’s too early to see SoC and systems shipments,” said Linley Gwennap, principal of market watcher The Linley Group (Mountain View, California).  “SiFive is certainly making good progress, and with the U54, it can now go after a broader range of embedded designs. The previous products were limited to use with an RTOS or other microcontroller-like designs.”  As for vendor support, “there’s been a surprising amount of work on RISC-V Linux systems to date using simulators and emulators,” said Kang. “Getting silicon will help spur the software ecosystem.”  UltraSoC recently joined Rambus as a member of SiFive’s third-party IP program called DesignShare, providing trace and debug tools and SoC monitors. SiFive aims to announce several more IP partners before the end of the year.  Separately, engineers hope to define a vector version of the RISC-V instruction set by the end of the year, targeting applications such as machine learning. A hypervisor mode is also in the works to enable virtual machines on RISC-V.
2017-10-10 00:00 阅读量:1109
RISC-V Cores Get Support, Fees
Instruction sets may want to be free, but cores--maybe not so much. Startup SiFive announced a new embedded RISC-V core and a relatively simple way to access its processor cores on its Web site, however, they come with one-time licensing costs in the mid-six figures. SiFive made its existing 32-bit E31 core and a new 64-bit E51 version available for one-time fees of about $300,000 and $600,000, respectively. An open source core called Rocket created by some of SiFive's founders remains available for free online. It can be used to configure and generate 32- and 64-bit processor cores. The SiFive news comes just before the sixth workshop of the RISC-V open instruction set group, its first in China. SiFive will have to compete with a wide range of cores from Cadence, Cortus, Imagination, Synopsys and Andes--which rolls out its first 64-but core next week. The existing players have more mature ecosystems and cores that also sell for less than a million dollars, said Linley Gwennap, principal of the Linley Group (Mountain View, Calif.). “I thought their original business model was the core would be open source, so they seem to have changed their business model…They are trying to innovate but at the end of the day everyone has costs,” Gwennap said. “A year ago there was quite a debate if people would license a core if there was a free version, [but now] we’ve seen significant demand for customers who don’t want an open-source version but one better documented with a company behind it,” said Jack Kang, vice president of product and business development at SiFive. SiFive provides just the processor core, but researchers at Berkeley and elsewhere have released other elements such as the TileLink interface. (Image: SiFive) The E31 and E51 come with a warranty the cores will hit a specified performance target as well as indemnification, documentation, test benches, constraint files and integration files. “The analogy here is with Red Hat that provides a package with support,” said Kang. SiFive points to the value of making its silicon IP easy to access and royalty-free. Royalties are not a big issue for engineers who typically forecast their lifetime needs for a core and figure that into a total negotiated price," said Gwennap. Datasheets and other detailed information to evaluate the cores, including FPGA bitstream models and an evaluation version of functional, synthesizable RTL for the E31 are freely available on the company’s Web site. The site also lets engineers configure cores and buy them after agreeing to a seven-page licensing contract online. “The ability to try, configure and buy a core over the Web is unheard of, and there’s no royalties so you don’t have to figure out how many you are going to sell,” said Kang. “You can buy all sorts of software online and can even set up an Amazon data center service with a few clicks, so why is the silicon IP industry so far behind?” asked Kang. “We have to get IP from others and it’s incredible how hard it is, so we have a chance to do something new for the industry,” he said. Both the E31 and E51 can run at data rates up to 1.4 GHz in a 28 nm process. The E31 is roughly comparable to an ARM Cortex M3 or M4. The E51 creates a new entry-level for an embedded 64-bit core below ARM’s Cortex A53. Neither core runs Linux, SiFive plans to roll out a separate U54 core for standalone processors running Linux later this year. It may roll out an additional E-series cores before the end of the year. FreeRTOS, Project Zephyr and Apache Minute OSes have been ported to the current E31 core. The RISC-V architecture now has available a GCC compiler for C, a GNU debugger and other peripheral tools. SiFive provides an SDK and an Eclipse-based development environment. “There’s been huge progress in the RISC-V ecosystem,” said Kang.
2017-05-05 00:00 阅读量:1098
  • 一周热料
  • 紧缺物料秒杀
型号 品牌 询价
MC33074DR2G onsemi
RB751G-40T2R ROHM Semiconductor
BD71847AMWV-E2 ROHM Semiconductor
TL431ACLPR Texas Instruments
CDZVT2R20B ROHM Semiconductor
型号 品牌 抢购
TPS63050YFFR Texas Instruments
STM32F429IGT6 STMicroelectronics
BP3621 ROHM Semiconductor
IPZ40N04S5L4R8ATMA1 Infineon Technologies
ESR03EZPJ151 ROHM Semiconductor
BU33JA2MNVX-CTL ROHM Semiconductor
热门标签
ROHM
Aavid
Averlogic
开发板
SUSUMU
NXP
PCB
传感器
半导体
相关百科
关于我们
AMEYA360微信服务号 AMEYA360微信服务号
AMEYA360商城(www.ameya360.com)上线于2011年,现 有超过3500家优质供应商,收录600万种产品型号数据,100 多万种元器件库存可供选购,产品覆盖MCU+存储器+电源芯 片+IGBT+MOS管+运放+射频蓝牙+传感器+电阻电容电感+ 连接器等多个领域,平台主营业务涵盖电子元器件现货销售、 BOM配单及提供产品配套资料等,为广大客户提供一站式购 销服务。